

## 8A, 600V N-CHANNEL MOSFET


### GENERAL DESCRIPTION

SVD8N60T/F is an N-channel enhancement mode power MOS field effect transistor which is produced using Silan proprietary S-Rin™ structure DMOS technology. The improved planar stripe cell and the improved guarding ring terminal have been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode.

These devices are widely used in AC-DC power suppliers, DC-DC converters and H-bridge PWM motor drivers.

### FEATURES

- \* 8A,600V, $R_{DS(on)}$  (typ) =0.96 $\Omega$ @ $V_{GS}=10V$
- \* Low gate charge
- \* Low Crss
- \* Fast switching
- \* Improved dv/dt capability



### ORDERING SPECIFICATIONS

Part No.	Package	Marking	Shipping
SVD8N60T	TO-220-3L	SVD8N60T	50Unit/Tube
SVD8N60F	TO-220F-3L	SVD8N60F	50Unit/Tube

### ABSOLUTE MAXIMUM RATINGS ( $T_C=25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	SVD8N60T	SVD8N60F	Unit
Drain-Source Voltage	$V_{DS}$	600		V
Gate-Source Voltage	$V_{GS}$	$\pm 30$		V
Drain Current	$I_D$	8.0		A
Drain Current Pulsed	$I_{DM}$	28		A
Power Dissipation( $T_C=25^{\circ}C$ ) -Derate above $25^{\circ}C$	PD	147	48	W
		1.18	0.38	W/ $^{\circ}C$
Single Pulsed Avalanche Energy (Note 1)	EAS	530		mJ
Repetitive Avalanche Energy	EAR	14.2		mJ
Operation Junction Temperature	$T_J$	-55~+150		$^{\circ}C$
Storage Temperature	$T_{stg}$	-55~+150		$^{\circ}C$

**THERMAL CHARACTERISTICS**

Parameter	Symbol	SVD8N60T	SVD8N60F	Unit
Thermal Resistance, Junction-to-Case	R <sub>θJC</sub>	0.85	2.6	°C/W
Thermal Resistance, Junction-to-Ambient	R <sub>θJA</sub>	62.5	62.5	°C/W

**ELECTRICAL CHARACTERISTICS (T<sub>c</sub>=25°C unless otherwise noted)**

Parameter	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Drain -Source Breakdown Voltage	BVDSS	V <sub>GS</sub> =0V, I <sub>D</sub> =250μA	600	--	--	V
Drain-Source Leakage Current	I <sub>DSS</sub>	V <sub>DS</sub> =600V, V <sub>GS</sub> =0V	--	--	10	μA
Gate-Source Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±30V, V <sub>DS</sub> =0V	--	--	±100	nA
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> =250μA	2.0	--	4.0	V
Static Drain- Source On State Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =3.5A	--	0.96	1.2	Ω
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> =25V, V <sub>GS</sub> =0V, f=1.0MHZ	--	1095		pF
Output Capacitance	C <sub>oss</sub>		--	93	--	
Reverse Transfer Capacitance	C <sub>rss</sub>		--	2	--	
Turn-on Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> =300V, I <sub>D</sub> =7.0A, R <sub>G</sub> =25Ω  (Note 2,3)	--	39	--	ns
Turn-on Rise Time	t <sub>r</sub>		--	29	--	
Turn-off Delay Time	t <sub>d(off)</sub>		--	248	--	
Turn-off Fall Time	t <sub>f</sub>		--	36	--	
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> =480V, I <sub>D</sub> =7.0A, V <sub>GS</sub> =10V  (Note 2,3)	--	26.8	--	nC
Gate-Source Charge	Q <sub>gs</sub>		--	5.1	--	
Gate-Drain Charge	Q <sub>gd</sub>		--	8.5	--	


**SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS**

Parameter	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Continuous Source Current	I <sub>S</sub>	Integral Reverse P-N Junction Diode in the MOSFET	--	--	8.0	A
Pulsed Source Current	I <sub>SM</sub>		--	--	28	
Diode Forward Voltage	V <sub>SD</sub>	I <sub>S</sub> =8.0A, V <sub>GS</sub> =0V	--	--	1.4	V
Reverse Recovery Time	T <sub>rr</sub>	I <sub>S</sub> =8.0A, V <sub>GS</sub> =0V,	--	365	--	ns
Reverse Recovery Charge	Q <sub>rr</sub>	dI <sub>F</sub> /dt=100A/μS	--	3.4	--	μC

Notes:

1. L=19.5mH, I<sub>AS</sub>=7.0A, V<sub>DD</sub>=50V, R<sub>G</sub>=25Ω, starting T<sub>J</sub>=25°C;
2. Pulse Test: Pulse width ≤300μs, Duty cycle ≤2%;
3. Essentially independent of operating temperature.

NOMENCLATURE



TYPICAL CHARACTERISTICS

Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage





Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature



TYPICAL CHARACTERISTICS (continued)

Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics




Figure 7. Breakdown Voltage Variation vs. Temperature






Figure 8. On-resistance Variation vs Temperature




TYPICAL TEST CIRCUIT


Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveform




Unclamped Inductive Switching Test Circuit & Waveform



PACKAGE OUTLINE


TO-220-3L(One)

UNIT: mm



TO-220-3L(Two)


UNIT: mm



PACKAGE OUTLINE (continued)

TO-220F-3L(One)

UNIT: mm



Symbol(note1)	Dimension1	Dimension2
A	$3.30 \pm 0.15$	$2.70 \pm 0.15$
B	$2.55 \pm 0.20$	$3.0 \pm 0.20$
C	$4.72 \pm 0.2$	$4.50 \pm 0.20$
D	$1.47 \text{ MAX}$	$1.75 \text{ MAX}$
L	$15.75 \pm 0.30$	$15.00 \pm 0.30$

Note1: There may be two values for some products due to different plastic mould machine, so two dimensions of the same position are listed;

Note2: When the product size is Dimension1, the thimble hole is on top of the surface; when the size is Dimension2, the center hole is on bottom of the surface.

TO-220F-3L(Two)

UNIT: mm

